






MECHANICAL



RECOMMENDED PC BOARD LAYOUT



SCHEMATIC



ELECTRICAL SPECIFICATIONS

URNS RATIO: 4:1


OPEN CIRCUIT INDUCTANCE: 167 μ H $\pm$ 20% (1-2) 10 KHz 100mV
11.280 μ H NOM. (4-3)

DC BIAS: 139 μ H NOM. (1-2) @ 0.5 ADC 10 KHz 100mV

DC RESISTANCE: 2.094 OHMS NOM. (1-2)
0.8571 OHMS NOM. (4-3)

HIGH VOLTAGE TEST: 3000 VAC (1-4)

				DESIGN PER:		 BH ELECTRONICS, INC. BURNSVILLE & MARSHALL, MN © 1998 BH Electronics
				BH CATALOG		
				☐ CUSTOM	☒ NON-PROPRIETARY	
				DRAWN: K. LOFTUS		
				ENGR: J. DECRAMER		
D	4-4-11	ADD METRIC	JDC	UNLESS OTHERWISE SPECIFIED; DIMENSIONS IN INCHES, TOLERANCES NON-CUMULATIVE .XX±.01 .XXX±.005		TITLE: TRANSFORMER
C	1-17-11	ASSIGN BH P/N WAS Q12786	JDC			
B	10-12-10	INCREASE HI-POT TO 3KV	JDC			PART NO. L11-0066
A	10-7-10	CUSTOMER PRINT				
ISSUE	DATE	REVISION	BY	PAGE 1 OF 2		



CARRIER TAPE 811-0187

				DESIGN PER:	 BH ELECTRONICS, INC. BURNSVILLE & MARSHALL, MN © 1998 BH Electronics
				LT CORPORATION	
				☐ CUSTOM ☒ NON-PROPRIETARY	
				DRAWN: K. LOFTUS	
D	4-4-11	ADD METRIC		ENGR: J. DECRAMER	TITLE: TRANSFORMER PART NO. L11-0066
C	1-17-11	ASSIGN BH P/N WAS Q12786	JDC	UNLESS OTHERWISE SPECIFIED: DIMENSIONS IN INCHES, TOLERANCES NON-CUMULATIVE .XX±.01 .XXX±.005 PAGE 2 OF 2	
B	10-12-10	INCREASE HI-POT TO 3KV	JDC		
A	10-7-10	CUSTOMER PRINT			
ISSUE	DATE	REVISION	BY		